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ABSTRACT
Layered decoding is known to provide efficient and high-
throughput implementation of LDPC decoders. In the prac-
tical hardware implementation of layered decoders, the per-
formance is strongly affected by quantization. The finite
precision model determines the area of the decoder, which
is mainly composed of memory, especially for long frames.
To be specific, in the DVB-S2,-T2 and -C2 standards, the
memory can occupy up to 70% of the total area. In this
paper, we focus our attention on the optimization of the
number of quantization bits. Message saturation and memory
size optimization are considered for the case of a DVB-S2
decoder. We show that the memory area can be reduced by
28% compared to the state-of-the-art, without performance
loss.
Index Terms—Low-density parity-check (LDPC) code, lay-
ered decoding, VLSI implementation, DVB-S2.
I. INTRODUCTION
Low Density Parity-Check (LDPC) codes were initially
proposed by Gallager in the early 60’s [1] but they were
not used for three decades mainly because the technol-
ogy was not mature enough for practical implementation.
Rediscovered by MacKay [2] in 1995 with a moderate
decoding complexity, LDPC codes are now included in many
standards. Among the existing standards, we can distinguish
standards using short frames (648, 1296 and 1944 bits for
Wi-Fi) and standards using long frames (16200 and 64800
bits for DVB-S2). The use of long frames makes it possible
to get closer to the Shannon limit, but leads to delays
that are not suitable for internet protocols or mobile phone
communications. On the other hand, long frames are suitable
for streaming or Digital Video Broadcasting (DVB). The
2nd Generation Satellite Digital Video Broadcast (DVB-
S2) standard was ratified in 2005, the 2nd Generation
Terrestrial DVB (DVB-T2) standard was adopted in 2009
and the 2nd Generation Cable DVB (DVB-C2) will be
adopted during 2010. These three DVB standards include
a common Forward Error Correction (FEC) block. The FEC
is composed of a BCH codec and an LDPC codec. The
FEC supports eleven code rates for the DVB-S2 standard
and is reduced to six code rates for the DVB-T2 standards.
The LDPC codes defined by the DVB-S2,-T2,-C2 standards
are structured codes or architecture-aware codes (AA-LDPC
[3]) and can be efficiently implemented using the layered
decoder architecture [4], [5] and [6]. The layered decoder
benefits from three architecture improvements: parallelism
of structured codes, turbo message passing, and Soft-Output
(SO) based Node Processor (NP) [4], [5] and [6].
Even if the state-of-the-art of the decoder architecture
converges to the layered decoder solution, the search of an
efficient trade-off between area, cost, low consumption, high
throughput and high performance make the implementation
of the LDPC decoder still a challenge. Furthermore, the
designer has to deal with many possible choices of algorithm,
parallelism, quantization parameters, code rates and frame
lengths. In this article, we study the optimization of the
memory size. We consider the DVB-S2 standard to compare
results with the literature but our work can also be applied to
the Wi-Fi and WiMAX LDPC standards or, more generally,
to any layered LDPC decoder.
A first step concerning the memory reduction is the choice
of a sub-optimal algorithm. The already well-known Min-
Sum algorithm [7] and its variants significantly reduce the
memory needs by the compression of the extrinsic messages.
Another way to reduce the memory needs is to limit the word
size by saturation. In the state-of-the-art, the way the SO
and the extrinsic messages are saturated is rarely explicitly
explained. In this article, we provide some discussion on
efficient saturation of the extrinsic messages and the SO
values. We present some ideas leading to significant memory
savings. To complete the discussion, we also introduce a
methodology to optimize the size of the extrinsic memory.
The paper is organized as follows: Section II presents the
layered decoder and the Min-Sum sub-optimal algorithm. In
Section III, we explain the saturating process. Section IV
deals with the optimization of the size of the extrinsic mem-
ory. Finally, simulation and synthesis results are provided in
Section V.
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Fig. 1. Block-structured rate-2/3 DVB-S2 matrix (N=16200)
II. LDPC LAYERED DECODER
An LDPC code is defined by a parity check matrix H of
M rows by N columns. Each column in H is associated to
a bit of the codeword or Variable Node (VN), and each row
corresponds to a parity check equation or Check Node (CN).
A nonzero element in a row means that the corresponding
bit contributes to this parity check equation. Fig. 1 shows the
structure of the rate-2/3 short-frame DVB-S2 LDPC parity
check matrix. This structured matrix is composed of shifted
identity matrices, allowing for efficient parallel decoding.
II-A. Horizontal layered decoder
In the horizontal layered decoder, a VN is represented
by its SO value (SOv). This value is first initialized by the
channel Log-Likelihood Ratio (LLR= log(P (v = 0)/P (v =
1)) ). Then the decoding proceeds iteratively until all the
parity checks are verified or a maximum number of iterations
is reached. For layered decoding, one iteration is split into
sub-iterations, one for each layer. A layer corresponds to one
or several CNs and a sub-iteration consists in updating all
the VNs connected to the CNs of the layer. The update of
the VNs connected to a given CN is done serially in three
steps. First, the message from a VN to a CN (Mv→c) is
calculated as:
Mv→c = SOv −M
old
c→v (1)
The second step is the serial Mc→v update, where Mc→v is
a message from CN to VN, and is also called extrinsic. Let
vc be the set of all the VNs connected to CN c and vc/v
be vc without v. For implementation convenience, the sign
and the absolute value of the messages |Mnewc→v| are updated
separately:
sign(Mnewc→v) =
∏
v′∈vc/v
sign(Mv′→c) (2)
|Mnewc→v| = f
( ∑
v′∈vc/v
f(|Mv′→c|)
)
(3)
where f(x) = − ln tanh
(
x
2
)
. The third step is the calcula-
tion of the SOnew value:
SOnewv =Mv→c +M
new
c→v (4)
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−
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Fig. 2. SO based Node Processor
The updated SOnewv value can be used in the same iteration
by another sub-iteration leading to convergence which is
twice as fast as the flooding schedule [3].
II-B. Architecture overview
From equations (1) to (4), the Node Processsor (NP)
architecture shown in Fig. 2 can be derived. The left adder
of the architecture performs equation (1) and the right adder
performs equation (4). The central part is in charge of the
serial Mc→v update.
As the structured matrices are made of identity matrices
of size P , the computation of P CNs is done in parallel.
Hence, the layered decoder architecture is based on P NPs
that first read serially the Groups of P VNs linked to one
layer and then write back the SOnewv in the VNs.
II-C. The normalized Min-Sum algorithm and other
related algorithms
Equation (3) can be implemented using a sub-optimal al-
gorithm such as the Min-Sum algorithm [7], the normalized
Min-Sum algorithm, the Offset Min-Sum algorithm, the A-
min* algorithm, the λ-min algorithm [8] and related [9].
The advantages of these algorithms are the simplified com-
putation of equation (3) and the compression of the Mc→v
messages. Although all these algorithms present different
performances, the memory space they require to store the
Mc→v messages is identical (considering λ = 2 for the λ-
min algorithm). Hence, without loss of generality, for the rest
of the paper, we will consider in the normalized Min-Sum
algorithm. With this algorithm, equation (3) becomes:
|Mnewc→v| = α min
v′∈vc/v
|Mv′→c| (5)
where α is the normalization factor, 0 < α ≤ 1.
The CN generates two different values: min and submin.
The min value is the normalized minimum of all the incom-
ing Mv→c values and the submin is the second normalized
minimum. Let indmin be the index of the minimum. For
each |Mnewc→v| values, if the index of Mnewc→v is indmin then
|Mnewc→v| = submin else |Mnewc→v| = min. The Mc→v from
one CN can be compressed with four elements, i.e. min,
submin, indmin and sign(Mnewc→v). For matrices with a
check node degree greater than four, this compression leads
to significant memory saving.
III. SATURATION
An SO value is the sum of the channel LLR with all
the incoming extrinsic messages. Considering the case of an
LDPC code of the DVB-S2 standard, the maximum variable
node degree (dv) is 13. If the channel LLR and the Mc→v
are quantized on 6 bits, the SO values must be quantized
on at least 10 bits to prevent overflows. However, to avoid
prohibitive word size, efficient saturation of the Mc→v and
SO values should be considered.
III-A. The problem of SO saturation
Let us consider the saturation case where SOmax <
SOnewv during the SO update (4). A saturation process will
bound SOnewv to the SOmax value. This will introduce
an error ǫv in the SOnewv value (ǫ = SOnewv − SOmax).
During the next iteration, the new M ′v→c value will be
M ′v→c = SOv −Mc→v =Mv→c − ǫv.
Let us consider the worst case: during an iteration, SOv is
saturated at +SOmax, each CN confirms a positive Mc→v
value, and dv=13 (i.e. SOv is saturated 13 times). At the
beginning of the next iteration, SOv = SOmax. From (1)
and (4), we can deduce that SOnew = SOold + ∆Mc→v
where ∆Mc→v = Mnewc→v − Moldc→v. If ∆Mc→v < 0, the
SO value decreases. The SO value can even decrease 13
times and change its sign. To summarize, when there is
saturation, the SO value cannot increase, but can decrease.
The saturation introduces a nonlinearity that can produce
pseudo-codewords and an error floor. A solution has to be
found to overcome this problem.
III-B. A solution for SO saturation
The solution that we propose was first introduced in
[10] and relies partially on the A Priory Probability (APP)
based decoding algorithm [7]. The APP-variable decoding
algorithm simplifies equation (1) to:
Mv→c = SOv (6)
which greatly reduces the architecture complexity but in-
troduces significant performance loss. The idea is to use
equation (6) only when there is saturation. This leads to the
APP-SO saturation algorithm, which is described as follows:
Algorithm 1 APP-SO saturation algorithm
if SOv = SOmax then
Mv→c = SOv
else
Mv→c = SOv −Mc→v
end if
Rate M WSign WInd WMc→v Memory
1/4 48600 4 2 14 680400
1/3 43200 5 3 16 691200
2/5 38880 6 3 17 660960
1/2 32400 7 3 18 583200
3/5 25920 9 3 21 544320
2/3 21600 10 4 22 475200
3/4 16200 14 4 26 421200
4/5 12960 18 5 31 401760
5/6 10800 22 5 35 378000
8/9 7200 27 5 40 288000
9/10 6480 30 5 43 278640
Table I. Memory size of extrinsic
III-C. Saturation of the extrinsic messages
The Mnewc→v value is directly used to compute SOnewv
from equation (4); any saturation on this value would not
produce area savings and would degrade performance. On
the contrary, the Moldc→v value is calculated from a stored
Mnewc→v value and is used only once during an iteration.
Saturation of the stored Moldc→v value is much less critical
and leads to memory savings.
IV. OPTIMIZING THE SIZE OF THE EXTRINSIC
MEMORY
The extrinsic memory size requirements strongly depend
on the coding rate. This section focuses on the design of an
optimal implementation for eleven different code rates.
IV-A. Memory size
The memory requirements of each CN is determined by
the Moldc→v messages needed for the CN computation. In the
case of the normalized Min-Sum algorithm, the Moldc→v values
are compressed with min, submin, indmin and signMc→v.
In terms of memory, one address must be allocated for every
CN which means that the RAM address range (RRAM ) is
given by the number of CNs (M ). The RAM word size
(WRAM ) is given by the size of the compressed Moldc→v
values. If we denote by Wh the word size of h, then
WMc→v = W|min| +W|submin| +Wind +Wsign. Table I
presents the required memory capacity (M ×WMc→v) for
each rate. To calculate WMc→v , we fix the value of W|min|
and W|submin| to 4. To deal with the eleven code rates of
the standard, a simple implementation would define RRAM
with the maximum M value, and WRAM with the maximum
WMc→v in Table I. Here, the total memory capacity would
give: 48600 × 43 = 2089800 bits. For rate 1/4, 67% of
word bits are wasted but addresses are fully used. On the
other hand, for rate 9/10, word bits are fully used but 86
% of the addresses are wasted. Theoretically, a memory
size of 691200 bits would be enough to cover all the rates.
An implementation solution has to be found for a better
utilization of the memory.
Rate M WMc→v ncycles RRAM
1/4 48600 14 2 97200
1/3 43200 16 2 86400
2/5 38880 17 2 77760
1/2 32400 18 2 64800
3/5 25920 21 3 77760
2/3 21600 22 3 64800
3/4 16200 26 3 48600
4/5 12960 31 4 51840
5/6 10800 35 4 43220
8/9 7200 40 5 36000
9/10 6480 43 5 32400
Table II. Memory capacity of the extrinsic message with
WRAM = 9
IV-B. Optimization principle
The idea is to add flexibility to both the address range
and the word size. For this, we benefit from the fact that
the RAM that stores the compressed Moldc→v value is needed
only once per layer. As the delay to compute the next layer
is of dc cycles, we can use up to dc cycles to fetch the data
in the memory. A word can be split into two if we take two
cycles to fetch the data, and split in three if we take three
cycles. If we consider a single port RAM to implement the
memory, up to ⌊dc/2⌋ cycles can be used to read data, and
⌊dc/2⌋ cycles to write new data.
Let us consider the example of a memory bank of size
48600(RRAM)×22(WRAM ). In a first configuration, where
one cycle is used, we have a memory size of 48600 × 22
which fits to rates 1/4, 1/3, 1/2, 3/5, and 2/3. In a second
configuration, where two cycles are used, and two words of
size 22 are fetched at consecutive addresses, we have the
equivalent of a memory of size 24300 × 44 which fits to
rates 3/4, 4/5, 5/6, 8/9 and 9/10. The total memory size
for the two-cycle option is equal to 48600× 22 = 106920
bits. This constitutes a memory savings of 50% compared
to the straightforward implementation.
IV-C. Results
The previously described process can be used for different
word sizes. Table II gives an example with WRAM = 9.
For each rate, the number of cycles is given by ncycles =
⌈WMc→v/WRAM⌉, and RRAM is deduced from RRAM =
ncycles×M . The global RAM range (RglobalRAM ) is given by the
maximum RRAM in Table II and the total memory capacity
is RglobalRAM ×WRAM = 97200× 9 = 874800 bits.
Fig. 3 shows the total memory capacity as a function of
the word length WRAM . There are local minima for word
sizes 1, 9, 14, 18 and 21 bits. As the number of clock cycle
to fetch Moldc→v is bounded by ⌊dc/2⌋, the possible solutions
are limited to WRAM greater than 7. A word size of 9 bits
gives the best memory optimization of 874800 bits. This is
only 26 % more than the theoretical minimum.
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Fig. 4. Finite precision of the NP architecture
V. FINITE PRECISION ARCHITECTURE OF THE
LAYERED DECODER
Fig. 4 presents the finite precision architecture of the NP
(Fig. 2). Word size, type (signed or absolute) and direction
are detailed for every signal connection. The architecture
implements the normalized Min-Sum algorithm. The sorting
block generates the Min, Submin and Ind values. These
values are stored in a RAM to generate Moldc→v during the
next iteration. A single port RAM is used to store the Mc→v
values.
Fig. 5 is an overview of the proposed layered decoder
architecture (see [11] and [12] for a detailed description). In
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Fig. 5. Layered decoder architecture
XQ5VLX85 LUT LUT RAM BRAM
Node Processor 143 2 0
sorting 37 0 0
gen mc→v 34 0 0
fifo mv→c 12 2 0
mc→v memory 46 0 3
Total 1 node 189 2 3
Total 45 nodes 8586 90 135
Control 667 3 0
block SO RAM 360 0 22
Channel RAM 48 0 25
Barrel shifter 945 0 0
Total 11005 93 182
Percentage [%] 5 1 50
Table III. Synthesis Results for DVB-S2 LDPC decoder
this figure, the NP block is made of 45 NP (Fig. 4) working
in parallel. The Barrel Shifter shifts seven words of size 45.
The RAMSO block stores the SO values.
VI. RESULTS
VI-A. Synthesis
The architecture presented in Fig. 5 was synthesized
on a Virtex-V Pro FPGA (XQ5VLX110) from Xilinx, for
validation purposes. The system decodes long frames of code
rate 2/3. Table III gives the hardware resources required. The
clock frequency is 200 Mhz, the average number of iterations
is 20 and the throughput is 90 Mbit/s, which allows for
the decoding of two simultaneous High-Definition Television
(HDTV) streams.
VI-B. Simulation results
Fig. 6 shows the simulation results for a normalized Min-
Sum fixed point layered decoder, with a maximum of 30
iterations, long frame, code rates 2/3 in Additive White
Gaussian Noise channel. The normalization factor is 0.75.
Let us consider the following notation: a 5-6-5 configuration
refers to a channel LLR quantized on 5 bits, an SO value
word size of 6 bits and a Mc→v word size of 5 bits. We
depicted the standard limit at 1 dB from the Shannon limit
in Eb/N0 for rate 2/3. Simulations show the robustness of
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Fig. 6. BER simulation for a rate 2/3
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Fig. 7. BER for long frames with parallelism of 45
our saturations allowing for the use of fewer bits than the
usual 6-8-6 configuration.
Fig. 7 shows simulation results for code rates 2/3, 3/4,
4/5, 5/6 and 5-6-5 configuration. Code rates with check
node degree smaller than 7 (1/4, 1/3 and 2/5) present an
error floor with the normalized min-sum algorithm. This
problem should be solved by implementing an A-min* or
λ-min algorithm instead of the normalized Min-Sum in the
CNP, with no change in the rest of the architecture.
VI-C. Memory capacity comparison
Table IV shows the number of bits for the main memory
units in the latest published DVB-S2 decoder IPs [9], [13],
[14]. Note that no information is provided on the ROM
memories that store the matrices for every rate. In our
architecture, the ROM capacity is 0.8 Mbits for a parallelism
of 45 [11]. A buffer of size two is used for the channel LLR
values. Our architecture provides memory saving of 28%
compared to [9], for the 5-6-5 configuration (for the 4-6-4
configuration the memory savings is 40%).
Paper [9] [13] [14] This
Parallelism 180 360 180 45
Air Throughput[Mb/s] 180 135 135 90
Extrinsic [bits] 6 6 6 5
SOram [bits] 10 8 8 6
Channel [bits] 6 6 6 5
Capacity[Mbits] 2.8 2.83 3.18 2.0
Table IV. Memory capacity comparison
VII. CONCLUSION
In this paper we have presented a memory optimization for
a layered LDPC decoder. A first approach to memory savings
was to analyze the saturation problem in the layered decoder.
A second approach relied on the word split of the extrinsic
memory. We developed a finite precision layered decoder
architecture that implements the proposed saturation process.
This architecture outperforms the state-of-the-art in terms of
memory needs while satisfying the standard requirements
in terms of performances. Even if we have considered the
DVB-S2 standard in our study, the proposed techniques can
be extended to DVB-T2,-C2 and, more generally, to any
layered LDPC decoder. Future work will be dedicated to the
hardware implementation optimization (area and frequency)
of the proposed decoder architecture and to the evaluation
of its performance at low BER.
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